Colombia Lee con Hasta 80% dcto  Ver más

Enviar a
Bogota, Cundinamarca
0
  • argentina
  • chile
  • colombia
  • españa
  • méxico
  • perú
  • estados unidos
  • internacional

Selecciona tu país

América

Europa

Resto del mundo

portada design automation for timing-driven layout synthesis (en Inglés)
design automation for timing-driven layout synthesis (en Inglés)design automation for timing-driven layout synthesis (en Inglés)
Formato
Libro Físico
Editorial
Idioma
Inglés
N° páginas
296
ISBN
0792392817
ISBN13
9780792392811

design automation for timing-driven layout synthesis (en Inglés)

Sung-Mo (Steve) Kang,Sapatnekar (Autor) · Springer · Libro Físico

design automation for timing-driven layout synthesis (en Inglés) - sung-mo (steve) kang,sapatnekar

Libro Nuevo Importado
Envío: 15 a 21 días háb.
$ 932.929$ 466.465
-50%
Costos de importación incluídos en el precio ✅
Libro Nuevo

Quedan más de 100 unidades

$ 466.465
¡Envío Gratis!  Llega entre el 10 Ago y el 20 Ago a Bogota, Cundinamarca. Seleccionar ubicación

Reseña del libro "design automation for timing-driven layout synthesis (en Inglés)"

the automation of layout synthesis design under stringent timing specifications is essential for state-of-the-art vlsi circuits and systems design. especially, the timing-driven layout synthesis with optimal placement and routing of transistors with proper sizing is most critical in view of the chip area, interconnection parasitics, circuit delay and power dissipation. this book presents a systematic and unified view of the layout synthesis problem with a strong focus on cmos technology. the criticality of rc parasitics in the interconnects and the optimal sizing of both p-channel and n-channel translators are illustrated for motivation. following the motivation, the problems of modeling circuit delays and translator sizing are formulated and solved with mathematical rigor. various delay models for cmos circuits are discussed to account for realistic interconnection parasitics, the effect of transistor sizes, and also the input slew rates. also many of the efficient transistor sizing algorithms are critically reviewed and the most recent transistor sizing algorithm based on convex programming techniques is introduced. for design automation of the rigorous cmos layout synthesis, an integrated system that employs a suite of functional modules is introduced for step-by-step illustration of the design optimization process that produces highly compact cmos layouts that meet user-specified timing and logical netlist requirements. through most rigorous discussion of the essential design automation process steps and important models and algorithms this book presents a unified systems approach that can be practiced for high-performance cmos vlsi designs. this book serves as an excellent reference, and can be used as text in advanced courses covering vlsi design, especially for design automation of physical design.

Opiniones del libro

Preguntas frecuentes sobre el libro

Todos los libros de nuestro catálogo son Originales.
El libro está escrito en Inglés.

Preguntas y respuestas sobre el libro

¿Tienes una pregunta sobre el libro? Inicia sesión para poder agregar tu propia pregunta.

Opiniones sobre Buscalibre

Ver más opiniones de clientes